|
MC9S12T64 Datasheet, PDF (595/608 Pages) Motorola, Inc – Specification | |||
|
◁ |
Freescale Semiconductor, Inc.
Glossary
A â See âaccumulators (A and B or D).â
accumulators (A and B or D) â Two 8-bit (A and B) or one 16-bit (D) general-purpose registers
in the CPU. The CPU uses the accumulators to hold operands and results of arithmetic
and logic operations.
acquisition mode â A mode of PLL operation with large loop bandwidth. Also see âtracking
modeâ.
address bus â The set of wires that the CPU or DMA uses to read and write memory locations.
addressing mode â The way that the CPU determines the operand address for an instruction.
The M68HC12 CPU has 15 addressing modes.
ALU â See âarithmetic logic unit (ALU).â
analogue-to-digital converter (ATD) â The ATD module is an 8-channel, multiplexed-input
successive-approximation analog-to-digital converter.
arithmetic logic unit (ALU) â The portion of the CPU that contains the logic circuitry to perform
arithmetic, logic, and manipulation operations on operands.
asynchronous â Refers to logic circuits and operations that are not synchronized by a common
reference signal.
ATD â See âanalogue-to-digital converterâ.
B â See âaccumulators (A and B or D).â
baud rate â The total number of bits transmitted per unit of time.
BCD â See âbinary-coded decimal (BCD).â
binary â Relating to the base 2 number system.
binary number system â The base 2 number system, having two digits, 0 and 1. Binary
arithmetic is convenient in digital circuit design because digital circuits have two
permissible voltage levels, low and high. The binary digits 0 and 1 can be interpreted to
correspond to the two digital voltage levels.
Glossary
For More Information On This Product,
Go to: www.freescale.com
MC9S12T64Revision 1.1.1
|
▷ |