MC9S12T64 Datasheet, PDF (355/608 Pages) Motorola, Inc – Specification

Freescale Semiconductor, Inc.
Pulse Width Modulator (PWM8B8C)
Functional Description
Prescale
The input clock to the PWM prescaler is the Bus Clock. It can be disabled
whenever the part is in freeze mode by setting the PFRZ bit in the
PWMCTL register. If this bit is set, whenever the MCU is in freeze mode
the input clock to the prescaler is disabled. This is useful for emulation
in order to freeze the PWM. The input clock can also be disabled when
all eight PWM channels are disabled (PWMEx=0 in the PWME register;
where x=0,1,...,7). This is useful for reducing power by disabling the
prescale counter.
Clock A and clock B are scaled values of the input clock. The value is
software selectable for both clock A and clock B and has options of 1,
1/2, 1/4, 1/8, 1/16, 1/32, 1/64, or 1/128 times the Bus Clock. The value
selected for clock A is determined by the PCKA2, PCKA1, PCKA0 bits
in the PWMPRCLK register. The value selected for clock B is
determined by the PCKB2, PCKB1, PCKB0 bits also in the PWMPRCLK
register.
Clock Scale
The scaled A clock uses clock A as an input and divides it further with a
user programmable value and then divides this by 2. The scaled B clock
uses clock B as an input and divides it further with a user programmable
value and then divides this by 2. The rates available for clock SA are
software selectable to be clock A divided by 2, 4, 6, 8,..., or 512 in
increments of divide by 2. Similar rates are available for clock SB.
Clock A is used as an input to an 8-bit down counter. This down counter
loads a user programmable scale value from the scale register
(PWMSCLA). When the down counter reaches one, two things happen;
a pulse is output and the 8-bit counter is re-loaded. The output signal
from this circuit is further divided by two. This gives a greater range with
only a slight reduction in granularity. Clock SA equals Clock A divided by
two times the value in the PWMSCLA register.
NOTE: Clock SA = Clock A / (2 * PWMSCLA)
When PWMSCLA = $00, PWMSCLA value is considered a full scale
value of 256. Clock A is thus divided by 512.
Similarly, Clock B is used as an input to an 8-bit down counter followed
by a divide by two producing clock SB. Thus, clock SB equals Clock B
divided by two times the value in the PWMSCLB register.
Pulse Width Modulator (PWM8B8C)
For More Information On This Product,
Go to: www.freescale.com
MC9S12T64Revision 1.1.1