MC9S12T64 Datasheet, PDF (478/608 Pages) Motorola, Inc – Specification

Freescale Semiconductor, Inc.
Serial Peripheral Interface (SPI)
The first edge of SCK occurs immediately after the half SCK clock cycle
synchronization delay. This first edge commands the slave to transfer its
most significant data bit to the serial data input pin of the master.
A half SCK cycle later, the second edge appears on the SCK pin. This is
the latching edge for both the master and slave.
When the third edge occurs, the value previously latched from the serial
data input pin is shifted into the LSB of the SPI shifter. After this edge,
the next bit of the master data is coupled out of the serial data output pin
of the master to the serial input pins on the slave.
This process continues for a total of 16 edges on the SCK line with data
being latched on even numbered edges and shifting taking place on odd
numbered edges.
Data reception is double buffered; data is serially shifted into the SPI
shift register during the transfer and is transferred to the parallel SPI data
register after the last bit is shifted in.
After the 16th SCK edge:
• Data that was previously in the SPI data register of the master is
now in the data register of the slave, and data that was in the data
register of the slave is in the master.
• The SPIF flag bit in SPISR is set indicating that the transfer is
complete.
Figure 95 shows two clocking variations for CPHA = 1. The diagram may
be interpreted as a master or slave timing diagram since the SCK, MISO,
and MOSI pins are connected directly between the master and the slave.
The MISO signal is the output from the slave, and the MOSI signal is the
output from the master. The SS line is the slave select input to the slave.
The SS pin of the master must be either high or reconfigured as a
general-purpose output not affecting the SPI.
MC9S12T64Revision 1.1.1
Serial Peripheral Interface (SPI)
For More Information On This Product,
Go to: www.freescale.com