MC9S12T64 Datasheet, PDF (431/608 Pages) Motorola, Inc – Specification

Freescale Semiconductor, Inc.
Serial Communications Interface (SCI)
Register Descriptions
OR — Overrun Flag
OR is set when software fails to read the SCI data register before the
receive shift register receives the next frame. The OR bit is set
immediately after the stop bit has been completely received for the
second frame. The data in the shift register is lost, but the data
already in the SCI data registers is not affected. Clear OR by reading
SCI status register 1 (SCIxSR1) with OR set and then reading SCI
data register low (SCIxDRL).
1 = Overrun
0 = No overrun
NF — Noise Flag
NF is set when the SCI detects noise on the receiver input. NF bit is
set during the same cycle as the RDRF flag but does not get set in the
case of an overrun. Clear NF by reading SCI status register 1
(SCIxSR1) and then reading SCI data register low (SCIxDRL).
1 = Noise
0 = No noise
FE — Framing Error Flag
FE is set when a logic 0 is accepted as the stop bit. FE bit is set during
the same cycle as the RDRF flag, but does not get set in the case of
an overrun. FE inhibits further data reception until it is cleared. Clear
FE by reading SCI status register 1 (SCIxSR1) with FE set and then
reading the SCI data register low (SCIxDRL).
1 = Framing error
0 = No framing error
PF — Parity Error Flag
PF is set when the parity enable bit, PE, is set and the parity of the
received data does not match its parity bit. Clear PF by reading SCI
status register 1 (SCIxSR1), and then reading SCI data register low
(SCIxDRL).
1 = Parity error
0 = No parity error
Serial Communications Interface (SCI)
For More Information On This Product,
Go to: www.freescale.com
MC9S12T64Revision 1.1.1