HD6432633 Datasheet, PDF (702/1453 Pages) Renesas Technology Corp – Series of Microcomputers (MCUs: microcomputer units)

13.6 Usage Notes
Application programmers should note that the following kinds of contention can occur in the 8-bit
timer.
13.6.1 Contention between TCNT Write and Clear
If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the clear
takes priority, so that the counter is cleared and the write is not performed.
Figure 13-10 shows this operation.
TCNT write cycle by CPU
T1
T2
ø
Address
TCNT address
Internal write signal
Counter clear signal
TCNT
N
H'00
Figure 13-10 Contention between TCNT Write and Clear
648