HD6432633 Datasheet, PDF (384/1453 Pages) Renesas Technology Corp – Series of Microcomputers (MCUs: microcomputer units)

9.1.2 Block Diagram
Figure 9-1 shows a block diagram of the DTC.
The DTC’s register information is stored in the on-chip RAM*. A 32-bit bus connects the DTC to
the on-chip RAM (1 kbyte), enabling 32-bit/1-state reading and writing of the DTC register
information.
Note: * When the DTC is used, the RAME bit in SYSCR must be set to 1.
Interrupt controller DTC
Internal address bus
On-chip
RAM
Interrupt
request
CPU interrupt
request
Internal data bus
Legend
MRA, MRB
: DTC mode registers A and B
CRA, CRB
: DTC transfer count registers A and B
SAR
: DTC source address register
DAR
: DTC destination address register
DTCERA to DTCERF,
DTCERI
: DTC enable registers A to F and I
DTVECR
: DTC vector register
Figure 9-1 Block Diagram of DTC
330