HD6432633 Datasheet, PDF (671/1453 Pages) Renesas Technology Corp – Series of Microcomputers (MCUs: microcomputer units)

12.3 Operation
12.3.1 Overview
PPG pulse output is enabled when the corresponding bits in P1DDR and NDER are set to 1. In
this state the corresponding PODR contents are output.
When the compare match event specified by PCR occurs, the corresponding NDR bit contents are
transferred to PODR to update the output values.
Figure 12-2 illustrates the PPG output operation and table 12-3 summarizes the PPG operating
conditions.
DDR
Q
NDER
Q
Output trigger signal
Pulse output pin
C
Q PODR D
Q NDR D
Internal data bus
Normal output/inverted output
Figure 12-2 PPG Output Operation
Table 12-3 PPG Operating Conditions
NDER
0
1
DDR
0
1
0
1
Pin Function
Generic input port
Generic output port
Generic input port (but the PODR bit is a read-only bit, and when
compare match occurs, the NDR bit value is transferred to the PODR bit)
PPG pulse output
Sequential output of data of up to 16 bits is possible by writing new output data to NDR before the
next compare match. For details of non-overlapping operation, see section 12.3.4, Non-
Overlapping Pulse Output.
617