English
Language : 

EW31244SL7QV Datasheet, PDF (204/252 Pages) Intel Corporation – Intel® 31244 PCI-X to Serial ATA Controller
Intel® 31244 PCI-X to Serial ATA Controller
Programming Interface
5.10.9.2
Table 119.
SU PCI DPA Error Register - SUPDER
The SU PCI DPA Error Register is a 8-bit read-only register. The SU PCI DPA Error Register
contains error status for the current command. The content of this register shall be valid when the
ERR bit is set in the SU PCI DPA Status Register - SUPDSR. The SU PCI DPA Error Register is
command dependent and the bits are defined in the AT Attachment with Packet Interface-6
(ATA/ATAPI-6) Specification.
SU PCI DPA Error Register - SUPDER
PCI
Attributes
7
43
0
ro ro ro ro ro ro ro ro
DPA Mode BAR0 Offset
Port 0 = 204H, Port 1 = 404H
Port 2 = 604H, Port 3 = 804H
Attribute Legend:
RV = Reserved
PR = Preserved
RS = Read/Set
RW = Read/Write
RC = Read Clear
RO = Read Only
NA = Not Accessible
Bit
Default
Description
07:00
Device
Dependent a
The bits in this register are command dependent. The bits are only valid when the ERR bit (bit 0) in the
SU PCI DPA Status Register - SUPDSR is set. Refer to the AT Attachment with Packet Interface-6
(ATA/ATAPI-6) Specification.
a. After a hardware reset, software reset, or an EXECUTE DEVICE DIAGNOSTIC command, the device will return a diagnostic code. The diagnostic
code is device dependent. Refer to the AT Attachment with Packet Interface-6 (ATA/ATAPI-6) Specification.
204
April 2004
Developer’s Manual