English
Language : 

EW31244SL7QV Datasheet, PDF (137/252 Pages) Intel Corporation – Intel® 31244 PCI-X to Serial ATA Controller
Intel® 31244 PCI-X to Serial ATA Controller
Programming Interface
5.10.2.29 SPI Data Register - SPIDATR
Table 67.
Serial Peripheral Interface (SPI) Data Register definition of this 32 bit register is described in
Table 67. This is a multifunction register used by three commands. For the RDID command, it is a
read-only register with manufacturer’s id and device id in the upper and lower bytes respectively.
For the WRSR/RDSR commands, lower byte is a write/read register with the above bit definitions.
WPEN is not applicable if the serial EEPROM device has its write protect pin WPB inactive high.
Refer to the serial EEPROM device specification for how to use these bits.
SPI Data Register - SPIDATR
31
28
24
20
16
12
8
4
0
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
rv
ro
ro
ro
ro
ro
ro
ro
ro
ro ro ro ro
rw rw rw rw
ro ro ro ro
rw rw rw rw
Bit
31:16
15:8
7:0
Default
0000h
00h
PCI Configuration Address Offset
94
Attribute Legend:
RV = Reserved
PR = Preserved
RS = Read/Set
RW = Read/Write
RC = Read Clear
RO = Read Only
NA = Not Accessible
Description
Reserved
Device ID for the RDID command.
This register contains data to be written to the EEPROM on a WRSR command and the data read
from the EEPROM on RDSR and RDID commands. WRSR: Prior to a write of WRSR command to
the SPI Command Register, this field should be written. Interpretation of these bits is as
follows:
7: WPEN - determines write protection state of the EEPROM with WEN
6: reserved, write as 0
5: reserved, write as 0
4: reserved, write as 0
3: BP1 - with BP0, selects the locked out sectors within the EEPROM.
2: BP0 - 00=No protection, 01=Sector 4 protected, 10=Sectors 3 & 4 protected, 11=All Sectors
protected.
1: WEN - write as 0, this is a read-only bit in the EEPROM
0: RDY# - write as 0, this is a read-only bit in the EEPROM
RDSR: After completion of a RDSR command, this field contains the value of the EEPROMs Status
Register. Interpretation of these bits is as follows:
7: WPEN - determines write protection state of the EEPROM with WEN
6: reserved, LOW when the EEPROM is not in an internal write cycle
5: reserved, LOW when the EEPROM is not in an internal write cycle
4: reserved, LOW when the EEPROM is not in an internal write cycle
3-2: BP1-BP0 selects which EEPROM sectors are protected. 00=No Protection, 01= Sector 4 is
protected, 10=Sectors 3&4 are protected, 11=Sectors 1-4 are protected.
1: WEN - determines write protection state of the EEPROM with WPEN
0: RDY# -RDID: After completion of a RDID command, this field contains the 8-bit Manufacturer ID
as read from the EEPROM. For the Atmel AT25F1024, this should be 1Fh.
Developer’s Manual
April 2004
137