 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (975/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
A25âA0
RD/
D63âD0
(read)
TS1
T1
T2
TH1
tAD
tCSD
tRWD
tRSD
tRSD
tWED1
tBSD
tRDS
tWEDF
tBSD
tAD
tCSD
tRWD
tRSD
tRDH
tWED1
DACKn
(SA: IO â memory)
tDACD
DACKn
(DA)
tDACD
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.60 Memory Byte Control SRAM Bus Cycle: Basic Read Cycle (No Wait, Address
Setup/Hold Time Insertion, AnS[0] = 1, AnH[1:0] =0 1)
Rev. 6.0, 07/02, page 923 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese