|
HD6417750 Datasheet, PDF (846/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
|
◁ |
Exception/interrupt
generation
Hardware operation
SPC â PC
SSR â SR
SR.BL â B'1
SR.MD â B'1
SR.RB â B'1
Exception
Exception/
interrupt/trap?
Interrupt
EXPEVT â exception code INTEVT â interrupt code
Trap
EXPEVT â H'160
TRA â TRAPA (imm)
SGR â R15
No
Yes
Reset exception?
Yes
(BRCR.UBDE == 1) &&
No
(user break exception)?
PC â DBR
PC â VBR + vector offset
PC â H'A0000000
Debug program
R15 â SGR
(STC instruction)
Exception service routine
Execute RTE instruction
PC â SPC
SR â SSR
End of exception
operations
Figure 20.2 User Break Debug Support Function Flowchart
Rev. 6.0, 07/02, page 794 of 986
|
▷ |