 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (947/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
BANK
Tpr
Tpc
tAD
tAD
Row
Precharge-sel
H/L
Address
tCSD
tCSD
tRWD tRWD
RD/
tRASD tRASD
tCASD2
tCASD2
DQMn
D63âD0
(write)
tDQMD
tWDD
tDQMD
tWDD
tBSD
CKE
DACKn
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.33 Synchronous DRAM Bus Cycle: Synchronous DRAM Precharge Command
(TPC[2:0] = 001)
Rev. 6.0, 07/02, page 895 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese