 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (951/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
BANK
TRp1 TRp2 TRp3 TRp4 TMw TMw2 TMw3 TMw4 TMw5
tAD
tAD
tAD
Precharge-sel
Address
tRWD
RD/
tRASD
tCSD tCSD
tRWD
tRASD
tCSD
tRWD
tRASD
DQMn
D63âD0
(write)
tCASD2
tDQMD
tWDD
tCASD2
tCASD2
tCASD2
tDQMD
tWDD
tBSD
CKE
DACKn
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.36 (b) Synchronous DRAM Bus Cycle: Synchronous DRAM Mode Register
Setting (SET)
Rev. 6.0, 07/02, page 899 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese