 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (482/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
Bank
Precharge-sel
Address
Tc1_A
H/L
c_A
RD/
Tc1_B
H/L
c_B
DQMn
D63âD0
(read)
a1
a2
a3
a4
b1
b2
CKE
Note: For DACKn, an example is shown where CHCRn.AL (access level) = 0 for the DMAC.
Figure 13.38 Burst Read Cycle for Different Bank and Row Address Following Preceding
Burst Read Cycle
Rev. 6.0, 07/02, page 430 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese