 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (942/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
BANK
Precharge-sel
Address
RD/
DQMn
D63âD0
(write)
Tr
Trw
Tc1
Tc2
Tc3
Tc4
Trwl
Trwl
Tpc
tAD
Row
Row
tAD
H/L
Row
tCSD
Column
tRWD tRWD
tRASD tRASD
tCASD2
tCASD2 tCASD2
tWDD
tDQMD tDQMD
tWDD
tWDD
c0
tBSD
tBSD
tAD
tCSD
CKE
DACKn
(SA: IO â memory)
tDACD tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.28 Synchronous DRAM Auto-Precharge Write Bus Cycle: Single
(RCD[1:0] = 01, TPC[2:0] = 001, TRWL[2:0] = 010)
Rev. 6.0, 07/02, page 890 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese