 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (941/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
BANK
Precharge-sel
Address
RD/
DQMn
D63âD0
(read)
D63âD0
(write)
Tc1
Tc2
Tc3
Tc4/Td1
Td2
Td3
Td4
tAD
Row
H/L
c0
tCSD
tRWD
tRASD
tCASD2 tCASD2
tDQMD
tAD
tCSD
tRWD
tRASD
tDQMD
tWDD
tRDS
tRDH
d0
d1
tBSD
tBSD
d2
d3
tWDD
DACKn
(SA: IO â memory)
tDACD
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.27 Synchronous DRAM Normal Read Bus Cycle: READ Command, Burst
(CAS Latency = 3)
Rev. 6.0, 07/02, page 889 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese