 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (940/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
BANK
Precharge-sel
Address
RD/
DQMn
D63âD0
(read)
D63âD0
(write)
Tpr
Tpc
Tr
Trw
Tc1
Tc2
Tc3 Tc4/Td1 Td2
Td3 Td4
tAD
tAD
tAD
Row
tAD
Row
H/L
Row
c0
tCSD
tRWD tRWD
tRASD tRASD tRASD tRASD
tCSD
tCASD2
tCASD2
tCASD2
tDQMD
tDQMD
tWDD
tRDS
tRDH
d0
d1
d2
d3
tWDD
tBSD tBSD
DACKn
(SA: IO â memory)
tDACD
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.26 Synchronous DRAM Normal Read Bus Cycle: PRE + ACT + READ
Commands, Burst (RCD[1:0] = 01, TPC[2:0] = 001, CAS Latency = 3)
Rev. 6.0, 07/02, page 888 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese