 English |
|
|
|
|
|
|
|
| HD6417750 Datasheet, PDF (948/1039 Pages) Renesas Technology Corp – SuperH RISC engine | |||
| |||
| ◁ |
CKIO
BANK
TRr1
TRr2
TRr3
TRr4
TRrw
TRr5
Trc
Trc
Trc
tAD
tAD
Precharge-sel
Address
RD/
tCSD
tCSD
tCSD
tRWD
tRASD
tRASD
tRASD
tCASD2 tCASD2 tCASD2
tRWD
tCASD2
tCSD
tRASD
DQMn
D63âD0
(write)
tDQMD
tWDD
tBSD
tDQMD
tWDD
CKE
DACKn
tDACD
tDACD
Notes: IO: DACK device
SA: Single address DMA transfer
DA: Dual address DMA transfer
DACK set to active-high
Figure 22.34 Synchronous DRAM Bus Cycle: Synchronous DRAM Auto-Refresh
(TRAS = 1, TRC[2:0] = 001)
Rev. 6.0, 07/02, page 896 of 986
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese