SAM4L Datasheet, PDF (995/1185 Pages) ATMEL Corporation – ATSAM ARM-based Flash MCU

ATSAM4L4/L2
Operating mode Input range
Unipolar mode
without gain and
without hystere-
sis
0 to Vref
Unipolar mode
without gain and
with hysteresis
(zoom-
range[2]=1)
-0.05*vref to
0.95*vref
Unipolar mode
without hystere-
sis and gain =2n
0 to Vref/2ⁿ
Unipolar mode
without hystere-
sis and with divi-
sion by 2
0 to 2*Vref
Unipolar mode
with hysteresis
and gain =2n
(-0.05*Vref to
0.95*Vref) /2ⁿ
Unipolar mode
with hysteresis
and with divi-
sion by 2
-0.1*Vref to
1.9*Vref
Output code range
Conversion time
0 to 4095 (12 bits unsigned 7 clock_cycles
number)
Output decimal code
4095*Vin/Vref
0 to 4095 (12 bits unsigned 7 clock_cycles
number)
4095*(Vin+0.05*vref)/Vref
0 to 4095 (12 bits unsigned 7 clock_cycles for 4095*(2ⁿ*Vin)/Vref
number)
n=1 (gain=2)
10 clock_cycles
for n=6 (gain=64)
0 to 4095 (12 bits unsigned 7 clock_cycles
number)
4095*(Vin/2)/Vref)
0 to 4095 (12 bits unsigned 7 clock_cycles for 4095*(2ⁿ*Vin+0.05*Vref)/Vre
number)
n=1 (gain=2)
f
10 clock_cycles
for n=6 (gain=64)
0 to 4095 (12 bits unsigned 7 clock_cycles
number)
4095*(0.5*Vin+0.05*Vref)/Vr
ef
38.6.13
Sequencer Trigger Event (STRIG)
The sources must be configured through the TRGSEL field of the SEQCFG register
(SEQCFG.TRGSEL). Selecting the event controller source allows any event controller source to
generate a sequencer trigger event (STRIG). By configuring the continuous mode, STRIG will
be generated continuously.
The ADC can serve a maximum of one STRIG every 6+1 CLK_ADC periods. Extra STRIG will
be ignored. User will be informed thanks to the Sequencer Missed Trigger Event (SMTRG) field
of the SR register (SR.SMTRG). If the STRIG frequency provided by the event controller
exceeds the ADC capability, the event controller will generate an underrun status.
38.6.14
Internal Timer
The ADCIFE embeds an internal 16-bit timer used as a trigger source which can be configured
by setting the ITMC field of the ITIMER register (ITIMER.ITMC).
Internal Timer Trigger Period= (ITMC+1)*T(CLK_ADC)
Once set as a STRIG source, the internal timer has to be started by writing a '1' in the TSTART
bit of the CR register (CR.TSTART). It can be stopped in the same way by writing a '1' in the
TSTOP bit of the CR register (CR.TSTOP). The current status of the internal timer can be read
42023C–SAM–02/2013
995