SAM4L Datasheet, PDF (868/1185 Pages) ATMEL Corporation – ATSAM ARM-based Flash MCU

ATSAM4L4/L2
31.9 Module Configuration
The specific configuration for each PEVC instance is listed in the following tables.
The module bus clocks listed here are connected to the system bus clocks. Refer to Section 10.
”Power Manager (PM)” on page 102 for details.
Table 31-5. Module Clock Name
Module name Clock name
PEVC
CLK_PEVC
The module Register Reset Values are listed below.
Table 31-6. Register Reset Values
Register
Reset Value
VERSION
0x00000200
PARAMETER 0x131F1204
BUSY
0x0002401F
The following table defines generators and input events connected to the Peripheral Event Sys-
tem. It also specifies whether Event Shaper and Input Glitch Filter are implemented for this
generator, and if SleepWalking is available.
Table 31-7. Generators
CHMXn.EVMX
Generator - input event
0
PAD_EVT 0 - change on input pin
1
PAD_EVT 1 - change on input pin
2
PAD_EVT 2 - change on input pin
3
PAD_EVT 3 - change on input pin
4
GCLK 8 - rising edge
5
GCLK 9 - rising edge
6
AST - alarm event 0
7
Reserved
8
AST - periodic event 0
9
Reserved
10
AST - overflow event
11
ACIFC - AC0 VINP>VINN
12
ACIFC - AC1 VINP>VINN
13
ACIFC - AC2 VINP>VINN
14
ACIFC - AC3 VINP>VINN
15
ACIFC - AC0 VINP<VINN
16
ACIFC - AC1 VINP<VINN
17
ACIFC - AC2 VINP<VINN
18
ACIFC - AC3 VINP<VINN
IGF EVS SleepWalking
Yes Yes Yes
Yes Yes Yes
Yes Yes Yes
Yes Yes Yes
Yes
Yes
Yes Yes
Yes Yes
Yes Yes
42023C–SAM–02/2013
868