English
Language : 

SAM4L Datasheet, PDF (3/1185 Pages) ATMEL Corporation – ATSAM ARM-based Flash MCU
ATSAM4L4/L2
1. Description
Atmel's SAM4L series is a member of a family of Flash microcontrollers based on the high per-
formance 32-bit ARM Cortex-M4 RISC processor running at frequencies up to 48MHz.
The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt con-
troller for supporting modern and real-time operating systems.
The ATSAM4L4/L2 embeds state-of-the-art picoPower technology for ultra-low power consump-
tion. Combined power control techniques are used to bring active current consumption down to
90µA/MHz. The device allows a wide range of options between functionality and power con-
sumption, giving the user the ability to reach the lowest possible power consumption with the
feature set required for the application. On-chip regulator improves power efficiency when used
in swichting mode with an external inductor or can be used in linear mode if application is noise
sensitive.
The ATSAM4L4/L2 supports 4 power saving strategies. The SLEEP mode put the CPU in idle
mode and offers different sub-modes which automatically switch off/on bus clocks, PLL, oscilla-
tors. The WAIT and RETENTION modes provide full logic and RAM retention, associated with
fast wake-up capability (<1.5µs) and a very low consumption of, respectively, 3 µA and 1.5 µA.
In addition, WAIT mode supports SleepWalking features. In BACKUP mode, CPU, peripherals
and RAM are powered off and, while consuming less than 0.5µA, the device is able to wake-up
from external interrupts.
The ATSAM4L4/L2 incorporates on-chip Flash tightly coupled to a low power cache (LPCACHE)
for active consumption optimization and SRAM memories for fast access.
The LCD controller is intended for monochrome passive liquid crystal display (LCD) with up to 4
Common terminals and up to 40 Segments terminals. Dedicated Low Power Waveform, Con-
trast Control, Extended Interrupt Mode, Selectable Frame Frequency and Blink functionality are
supported to offload the CPU, reduce interrupts and reduce power consumption. The LCD
includes integrated LCD buffers, an integrated power supply voltage and an innovative SWAP
mode. Using SWAP mode, the hardware designers have more flexibility during board layout as
they can rearrange the pin sequence on Segment and/or Common Terminal Buses.
The low-power and high performance capacitive touch module (CATB) is introduced to meet the
demand for a low power capacitive touch solution that could be used to handle buttons, sliders
and wheels. The CATB provides excellent signal performance, as well as autonomous touch
and proximity detection for up to 32 sensors. This solution includes an advanced sequencer in
addition to an hardware filtering unit.
The Advanced Encryption Standard module (AESA) is compliant with the FIPS (Federal Infor-
mation Processing Standard) Publication 197, Advanced Encryption Standard (AES), which
specifies a symmetric block cipher that is used to encrypt and decrypt electronic data. Encryp-
tion is the transformation of a usable message, called the plaintext, into an unreadable form,
called the ciphertext. On the other hand, decryption is the transformation that recovers the plain-
text from the ciphertext. AESA supports 128 bits cryptographic key sizes.
The Peripheral Direct Memory Access (DMA) controller enables data transfers between periph-
erals and memories without processor involvement. The Peripheral DMA controller drastically
reduces processing overhead when transferring continuous and large data streams.
The Peripheral Event System (PES) allows peripherals to receive, react to, and send peripheral
events without CPU intervention. Asynchronous interrupts allow advanced peripheral operation
in low power modes.
3
42023C–SAM–02/2013