SAM4L Datasheet, PDF (29/1185 Pages) ATMEL Corporation – ATSAM ARM-based Flash MCU

ATSAM4L4/L2
Table 3-7. Signal Descriptions List (Sheet 4 of 4)
Signal Name
TXD
DM
DP
GND
GNDANA
VDDANA
VDDCORE
VDDIN
Function
Type
Transmit Data
Output
USB 2.0 Interface - USBC
USB Full Speed Interface Data -
I/O
USB Full Speed Interface Data +
I/O
Power
Ground
Ground
Analog Ground
Ground
Analog Power Supply
Power
Input
Core Power Supply
Power
Input
Voltage Regulator Input
Power
Input
VDDIO
I/O Pads Power Supply
Power
Input
VDDOUT
PA31 - PA00
PB15 - PB00
PC31 - PC00
Voltage Regulator Output
Power
Output
General Purpose I/O
Parallel I/O Controller I/O Port A
I/O
Parallel I/O Controller I/O Port B
I/O
Parallel I/O Controller I/O Port C
I/O
Note: 1. See “Power and Startup Considerations” section.
Active
Level
Comments
1.68V to 3.6V
1.68V to 1.98V
1.68V to 3.6V
1.68V to 3.6V. VDDIO must
always be equal to or lower than
VDDIN.
1.08V to 1.98V
3.3 I/O Line Considerations
3.3.1 SW/JTAG Pins
3.3.2
The JTAG pins switch to the JTAG functions if a rising edge is detected on TCK low after the
RESET_N pin has been released. The TMS, and TDI pins have pull-up resistors when used as
JTAG pins. The TCK pin always has pull-up enabled during reset. The JTAG pins can be used
as GPIO pins and multiplexed with peripherals when the JTAG is disabled. Refer to Section
3.2.3 ”JTAG Port Connections” on page 25 for the JTAG port connections.
For more details, refer to Section 8.7 ”Enhanced Debug Port (EDP)” on page 61.
RESET_N Pin
The RESET_N pin is a schmitt input and integrates a permanent pull-up resistor to VDDIN. As
the product integrates a power-on reset detector, the RESET_N pin can be left unconnected in
case no reset from the system needs to be applied to the product.
29
42023C–SAM–02/2013