SAM4L Datasheet, PDF (990/1185 Pages) ATMEL Corporation – ATSAM ARM-based Flash MCU

38.3 Block diagram
Figure 38-1. ADCIFE Block Diagram
Trigger/P E VC S ources
ADVREFP
GNDREF
Bandgap
E xternal R ef.
AD0
AD1
AD2
ADn
T rig g e r
S election
AD C IFE
Tim er
Sequencer
R eference
B u ffe r
C lock
G enerator
1 2 -b it
C yclic
P ipeline
ADC
CORE
User
In te rfa c e
ATSAM4L4/L2
C LK _A D C IFE
GCLK
DM A request
Interrupt R equest
P eripheral B us
A dcife_pevc_eoc
A dcife_pevc_w m
C LK_A D C IFE
38.4 I/O Lines Description
Table 38-1. I/O Lines decription table
Name
Description
AD0-AD14 Analog input channels
External Ref. 2 External Voltage References
A33VDD Analog power supply
A33GND Analog ground
ADTRG External trigger
Type
Analog
Analog
Power
Power
Digital
38.5 Product dependencies
38.5.1 I/O Lines
The pins used for interfacing the ADCIFE may be multiplexed with I/O Controller lines. The pro-
grammer must first program the I/O controller to assign the desired ADCIFE pins to their
42023C–SAM–02/2013
990