English
Language : 

SAM4L Datasheet, PDF (1154/1185 Pages) ATMEL Corporation – ATSAM ARM-based Flash MCU
ATSAM4L4/L2
2. A device must internally provide a hold time of at least 300 ns for TWD with reference to the falling edge of TWCK.
Notations:
Cb = total capacitance of one bus line in pF
tclkpb = period of TWI peripheral bus clock
tprescaled = period of TWI internal prescaled clock (see chapters on TWIM and TWIS)
The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW-TWI)
of TWCK.
42.9.5 JTAG Timing
Figure 42-17. JTAG Interface Signals
TCK
JTAG0
JTAG2
JTAG1
TMS/TDI
JTAG3
JTAG4
TDO
Boundary
Scan Inputs
Boundary
Scan Outputs
JTAG5
JTAG6
JTAG7
JTAG8
JTAG9
JTAG10
42023C–SAM–02/2013
1154