|
HD64F38602R Datasheet, PDF (225/552 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer | |||
|
◁ |
Section 11 Realtime Clock (RTC)
11.3.7 Clock Source Select Register (RTCCSR)
RTCCSR selects clock source. A free running counter controls start/stop of counter operation by
the RUN bit in RTCCR1. When a clock other than ÏW/4 is selected, the RTC is disabled and
operates as an 8-bit free running counter. When the RTC operates as an 8-bit free running counter,
RSECDR enables counter values to be read. An interrupt can be generated by setting 1 to the
FOIE bit in RTCCR2 and enabling an overflow interrupt of the free running counter. A clock
generated by dividing the system clock by 32, 16, 8, or 4 is output in active or sleep mode. ÏW is
output in active, sleep, subactive, subsleep, or watch mode.
Initial
Bit
Bit Name Value R/W Description
7
â
0
â
Reserved
This bit is always read as 0.
6
RCS6
0
R/W Clock Output Selection
5
RCS5
0
4
SUB32K 0
R/W Select a clock output from the TMOW pin when enabling
R/W TMOW output in PMR1.
000: Ï/4
010: Ï/8
100: Ï/16
110: Ï/32
3
RCS3
1
R/W
xx1: ÏW
Clock Source Selection
2
RCS2
0
R/W 0000: Ï/8â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
1
RCS1
0
R/W 0001: Ï/32â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
0
RCS0
0
R/W 0010: Ï/128â
â
â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
0011: Ï/256â
â
â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
0100: Ï/512â
â
â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
0101: Ï/2048â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
0110: Ï/4096â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
0111: Ï/8192â
â
â
â
â
â
â
â
â
â
â
â
Free running counter operation
1000: ÏW/4â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
â
RTC operation
1001 to 1111: Setting prohibited
Rev. 3.00 May 15, 2007 Page 193 of 518
REJ09B0152-0300
|
▷ |