English
Language : 

MC9S12G Datasheet, PDF (638/1160 Pages) Freescale Semiconductor, Inc – Ignores external trigger. Performs one conversion sequence and stops.
Timer Module (TIM16B8CV3)
20.3.2.1 Timer Input Capture/Output Compare Select (TIOS)
R
W
Reset
7
IOS7
0
6
IOS6
5
IOS5
4
IOS4
3
IOS3
2
IOS2
1
IOS1
0
0
0
0
0
0
Figure 20-6. Timer Input Capture/Output Compare Select (TIOS)
0
IOS0
0
Read: Anytime
Write: Anytime
Table 20-2. TIOS Field Descriptions
Note: Bits related to available channels have functional significance. Writing to unavailable bits has no effect. Read from
unavailable bits return a zero.
Field
7:0
IOS[7:0]
Description
Input Capture or Output Compare Channel Configuration
0 The corresponding implemented channel acts as an input capture.
1 The corresponding implemented channel acts as an output compare.
20.3.2.2 Timer Compare Force Register (CFORC)
R
W
Reset
7
0
FOC7
0
6
5
4
3
2
0
0
0
0
0
FOC6
FOC5
FOC4
FOC3
FOC2
0
0
0
0
0
Figure 20-7. Timer Compare Force Register (CFORC)
1
0
FOC1
0
0
0
FOC0
0
Read: Anytime but will always return 0x0000 (1 state is transient)
Write: Anytime
Table 20-3. CFORC Field Descriptions
Note: Bits related to available channels have functional effect. Writing to unavailable bits has no effect. Read from unavailable
bits return a zero.
Field
Description
7:0
FOC[7:0]
Force Output Compare Action for Channel 7:0 — A write to this register with the corresponding data bit(s) set
causes the action which is programmed for output compare “x” to occur immediately. The action taken is the
same as if a successful comparison had just taken place with the TCx register except the interrupt flag does not
get set.
Note: A channel 7 event, which can be a counter overflow when TTOV[7] is set or a successful output compare
on channel 7, overrides any channel 6:0 compares. If forced output compare on any channel occurs at the
same time as the successful output compare then forced output compare action will take precedence and
interrupt flag won’t get set.
MC9S12G Family Reference Manual, Rev.1.01
638
Freescale Semiconductor
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.