 English |
|
|
|
|
|
|
|
| MC9S12G Datasheet, PDF (603/1160 Pages) Freescale Semiconductor, Inc – Ignores external trigger. Performs one conversion sequence and stops. | |||
| |||
| ◁ |
Chapter 19
Serial Peripheral Interface (S12SPIV5)
Revision History
Revision Number Date
05.00
24 MAR 2005
Author
Summary of Changes
Added 16-bit transfer width feature.
19.1 Introduction
The SPI module allows a duplex, synchronous, serial communication between the MCU and peripheral
devices. Software can poll the SPI status ï¬ags or the SPI operation can be interrupt driven.
19.1.1 Glossary of Terms
SPI
SS
SCK
MOSI
MISO
MOMI
SISO
Serial Peripheral Interface
Slave Select
Serial Clock
Master Output, Slave Input
Master Input, Slave Output
Master Output, Master Input
Slave Input, Slave Output
19.1.2 Features
The SPI includes these distinctive features:
⢠Master mode and slave mode
⢠Selectable 8 or 16-bit transfer width
⢠Bidirectional mode
⢠Slave select output
⢠Mode fault error ï¬ag with CPU interrupt capability
MC9S12G Family Reference Manual, Rev.1.01
Freescale Semiconductor
603
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese