English
Language : 

MC9S12G Datasheet, PDF (485/1160 Pages) Freescale Semiconductor, Inc – Ignores external trigger. Performs one conversion sequence and stops.
Freescale’s Scalable Controller Area Network (S12MSCANV3)
The detailed register descriptions follow in the order they appear in the register map.
Register
Name
0x0000
CANCTL0
0x0001
CANCTL1
0x0002
CANBTR0
0x0003
CANBTR1
0x0004
CANRFLG
0x0005
CANRIER
0x0006
CANTFLG
0x0007
CANTIER
0x0008
CANTARQ
0x0009
CANTAAK
0x000A
CANTBSEL
0x000B
CANIDAC
0x000C
Reserved
0x000D
CANMISC
Bit 7
6
5
4
3
2
1
Bit 0
R
RXFRM
W
RXACT
CSWAI
SYNCH
TIME
WUPE SLPRQ INITRQ
R
CANE
W
CLKSRC LOOPB LISTEN
BORM
WUPM
SLPAK
INITAK
R
SJW1
W
SJW0
BRP5
BRP4
BRP3
BRP2
BRP1
BRP0
R
SAMP
W
TSEG22 TSEG21 TSEG20 TSEG13 TSEG12 TSEG11 TSEG10
R
WUPIF
W
CSCIF
RSTAT1 RSTAT0 TSTAT1 TSTAT0
OVRIF
RXF
R
WUPIE
W
CSCIE RSTATE1 RSTATE0 TSTATE1 TSTATE0 OVRIE
RXFIE
R
0
0
0
0
0
TXE2
TXE1
TXE0
W
R
0
0
0
0
0
TXEIE2 TXEIE1 TXEIE0
W
R
0
0
0
0
0
ABTRQ2 ABTRQ1 ABTRQ0
W
R
0
0
0
0
0
ABTAK2 ABTAK1 ABTAK0
W
R
0
0
0
0
0
TX2
TX1
TX0
W
R
0
W
0
0
IDHIT2 IDHIT1 IDHIT0
IDAM1
IDAM0
R
0
0
0
0
0
0
0
0
W
R
0
0
0
0
0
0
0
BOHOLD
W
= Unimplemented or Reserved
Figure 16-3. MSCAN Register Summary
MC9S12G Family Reference Manual, Rev.1.01
Freescale Semiconductor
485
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.