MC9S12G Datasheet, PDF (146/1160 Pages) Freescale Semiconductor, Inc – Ignores external trigger. Performs one conversion sequence and stops.

Port Integration Module (S12GPIMV0)
Table 2-18. Block Memory Map (0x0000-0x027F) (continued)
Port
Global
Address
Register
(A) 0x000C PUCR—Pull Control Register
(B)
(C)
0x000D Reserved
(D)
E
0x000E
:
0x001B
Non-PIM address range²
0x001C ECLKCTL—ECLK Control Register
0x001D Reserved
0x001E IRQCR—IRQ Control Register
0x001F
0x0020
:
0x023F
Reserved
Non-PIM address range²
T
0x0240 PTT—Port T Data Register
0x0241 PTIT—Port T Input Register
0x0242 DDRT—Port T Data Direction Register
0x0243 Reserved
0x0244 PERT—Port T Pull Device Enable Register
0x0245 PPST—Port T Polarity Select Register
0x0246 Reserved
0x0247 Reserved
S
0x0248 PTS—Port S Data Register
0x0249 PTIS—Port S Input Register
0x024A DDRS—Port S Data Direction Register
0x024B Reserved
0x024C PERS—Port S Pull Device Enable Register
0x024D PPSS—Port S Polarity Select Register
0x024E
0x024F
WOMS—Port S Wired-Or Mode Register
PRR0—Pin Routing Register 0⁴
Access Reset Value
R/W
0x50
R
0x00
-
-
R/W
0xC0
R
0x00
R/W
0x00
R
0x00
-
-
R/W
R
0x00
3
R/W
0x00
R
0x00
R/W
0x00
R/W
0x00
R
0x00
R
0x00
R/W
0x00
R
3
R/W
0x00
R
0x00
R/W
0xFF
R/W
0x00
R/W
0x00
R/W
0x00
Section/Page
2.4.3.11/2-171
-
2.4.3.12/2-173
2.4.3.13/2-173
-
2.4.3.15/2-175
2.4.3.16/2-175
2.4.3.17/2-176
2.4.3.18/2-177
2.4.3.19/2-178
2.4.3.20/2-178
2.4.3.21/2-179
2.4.3.22/2-179
2.4.3.23/2-180
2.4.3.24/2-180
2.4.3.25/2-181
2.4.3.26/2-181
MC9S12G Family Reference Manual, Rev.1.01
146
Freescale Semiconductor
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.