 English |
|
|
|
|
|
|
|
| HD6417705 Datasheet, PDF (688/739 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series | |||
| |||
| ◁ |
CKIO
A25 to A0
CSn
T1
tAD1
tAS
tCSD1
TwX
T2
tAD1
tCSD1
RD/WR
RD
Read
D31 to D0
tRWD1
tRSD
tRWD1
tRSD
tAH
tRDH1
tRDS1
Write
WEn *2
D31 to D0
tWED
tWDD1
tBSD
BS
tBSD
tWED
tAH
tWDH1
tWDH4
DACKn*1
WAIT
tDACD
tWTH
tWTS
tWTH
tWTS
tDACD
Notes: 1. DACKn is a waveform when active-low is specified.
2. Output timing is the same when reading byte-selection SRAM.
Figure 25.18 Basic Bus Cycle (One External Wait)
Rev. 2.00, 09/03, page 642 of 690
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese