English
Language : 

HD6417705 Datasheet, PDF (410/739 Pages) Renesas Technology Corp – Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7700 Series
15.3.15 Year Alarm Register (RYRAR)
The year alarm register (RYRAR) is a 16-bit readable/writable register, and an alarm register
corresponding to the year counter RYRCNT. When the YAEN bit in RCR3 is set to 1, a
comparison with the RYRCNT value is performed. For alarm registers RSECAR, RMINAR,
RHRAR, RWKAR, RDAYAR, and RMONAR, a comparison with the corresponding counter
value is performed for those whose ENB bit is set to 1, and for RCR3, a comparison is performed
when the YAEN bit is set to 1. If all of those match, an RTC alarm interrupt is generated.
The range of year alarm that can be set is 0000 to 9999 (decimal). Errant operation will result if
any other value is set.
The RYRAR contents are not initialized by a power-on reset or manual reset, or in standby mode.
Bit
Bit Name
15 to 12 
Initial Value R/W

R/W
11 to 8 

R/W
7 to 4 

R/W
3 to 0 

R/W
Description
1000-unit of year alarm setting in the BCD-code.
The range that can be set is 0 to 9 (decimal).
100-unit of year alarm setting in the BCD-code.
The range that can be set is 0 to 9 (decimal).
10-unit of year alarm setting in the BCD-code.
The range that can be set is 0 to 9 (decimal).
1-unit of year alarm setting in the BCD-code.
The range that can be set is 0 to 9 (decimal).
Rev. 2.00, 09/03, page 364 of 690