XRT72L50 Datasheet, PDF (449/471 Pages) Exar Corporation – SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

áç
XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER WITH HDLC CONTROLLER
REV. 1.2.1
FIGURE 199. ILLUSTRATION OF THE SIGNALS THAT ARE OUTPUT VIA THE RECEIVE OVERHEAD DATA OUTPUT INTER-
FACE BLOCK (FOR METHOD 2).
Terminal Equipment Signals
RxOutClk
Rx_E3_Clock_In
E3_Data_In[3:0]
Rx_Start_of_Frame
Rx_E3_OH_Ind
Overhead Nibble [0]
Overhead Nibble [1]
XRT72L5x Receive Payload Data I/F Signals
RxOutClk
RxClk
RxNib[3:0]
RxFrame
Overhead Nibble [0]
Overhead Nibble [1]
RxOH_Ind
E3 Frame Number N
Note: RxFrame pulses high to denote
E3 Frame Boundary.
E3 Frame Number N + 1
Recommended Sampling Edge of Terminal
Equipment
6.3.6 Receive Section Interrupt Processing
The Receive Section of the XRT72L50 can generate an interrupt to the MIcrocontroller/Microprocessor for the
following reasons.
• Change in Receive LOS Condition
• Change in Receive OOF Condition
• Change in Receive LOF Condition
• Change in Receive AIS Condition
• Change in Receive FERF Condition
• Change of Framing Alignment
• Change in Receive Trail Trace Buffer Message
• Detection of FEBE (Far-End Block Error) Event
• Detection of BIP-8 Error
• Detection of Framing Byte Error
• Detection of Payload Type Mismatch
• Reception of a new LAPD Message
436