English
Language : 

XRT72L50 Datasheet, PDF (126/471 Pages) Exar Corporation – SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER
XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER WITH HDLC CONTROLLER
REV. 1.2.1
áç
1. For DS3 applications, the Frame-Parity Errors - One Second Accumulator” register contains the number of P-bit
errors that have been detected in the last one-second sampling period.
2. For E3, ITU-T G.751 applications, the Frame-Parity Error - One Second Accumulator” register contains the
number of BIP-4 errors that have been detected in the last one-second sampling period.
3. For E3, ITU-T G.832 applications, the Frame-Parity Error - One Second Accumulator register contains the number
of BIP-8 errors that have been detected in the last one-second sampling period.
2.3.8.19 One-Second Frame CP-Bit Error Accumulator Register - MSB
Frame CP-Bit Errors - One-Second Accumulator Register - MSB (Address = 0x72)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
CP Bit Error Count - High Byte
RO
RO
RO
RO
RO
RO
RO
RO
0
0
0
0
0
0
0
0
This Read-Only register, along with the Frame CP-Bit Error - One-Second Accumulator Register - LSB
(Address = 0x73) contains a 16-bit representation of the number of CP Bit Errors tjhat have been detected by
the Receive DS3/E3 Framer block, within the last one-second sampling period. This register contains the MSB
(or Upper Byte) value of this 16-bit expression.
NOTE: This register is only active if the Channel has been configured to operate in the DS3, C-bit Parity framing format.
2.3.8.20 One-Second Frame CP-Bit Error Accumulator Register - LSB
Frame CP-Bit Errors - One-Second Accumulator Register - LSB (Address = 0x73)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
CP Bit Error Count - Low Byte
RO
RO
RO
RO
RO
RO
RO
RO
0
0
0
0
0
0
0
0
This Read-Only register, along with the Frame CP-Bit Error - One-Second Accumulator Register - MSB
(Address = 0x72) contains a 16-bit representation of the number of CP Bit Errors tjhat have been detected by
the Receive DS3/E3 Framer block, within the last one-second sampling period. This register contains the LSB
(or Lower Byte) value of this 16-bit expression.
NOTE: This register is only active if the Channel has been configured to operate in the DS3, C-bit Parity framing format.
2.3.8.21 Line Interface Drive Register
NOTE: This data sheet makes reference to the XRT730x and XRT73L0xA families of DS3/E3/STS-1 LIU ICs. For more
information on the operation of these Exar DS3/E3/STS-1 LIU ICs, please consult any of the following data sheets.
• XRT7300 1-Channel DS3/E3/STS-1 LIU IC (5V)
• XRT73L00A 1-Channel DS3/E3/STS-1 LIU IC (3.3V)
• XRT7302 2-Channel DS3/E3/STS-1 LIU IC (5V)
• XRT73L02A 2-Channel DS3/E3/STS-1 LIU IC (3.3V)
• XRT73L03A 3-Channel DS3/E3/STS-1 LIU IC (3.3V)
• XRT73L04A 4-Channel DS3/E3/STS-1 LIU IC (3.3V)
• XRT73L06 6-Channel DS3/E3/STS-1 LIU IC (3.3V)
• XRT73L12 12-Channel DS3/E3/STS-1 LIU IC (3.3V)
113