XRT72L50 Datasheet, PDF (162/471 Pages) Exar Corporation – SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER WITH HDLC CONTROLLER
REV. 1.2.1
áç
Nibble-Parallel Mode
The XRT72L50 accepts the DS3 payload data from the Terminal Equipment in a parallel manner via the
TxNib[3:0] input pins. The Transmit Terminal Equipment Input Interface latches this data into its circuitry on the
rising edge of the TxNibClk output signal.
Delineation of outbound DS3 Frames
The Transmit Section uses the TxInClk input signal as its timing reference and initiates the generation of DS3
frames asynchronous with respect to any external signal. The XRT72L50 pulses the TxFrame output pin
"High" whenever it is processing the last nibble within a given outbound DS3 frame.
Sampling of payload data, from the Terminal Equipment
In Mode 6, the XRT72L50 samples the data at the TxNib[3:0] input pins on the third rising edge of the TxInClk
clock signal following a pulse in the TxNibClk signal (see Figure 43).
The TxNibClk signal from the XRT72L50, operates nominally at 11.184 MHz (e.g., 44.736 MHz divided by 4).
However, TxNibClk effectively operates at a Low clock frequency. The Transmit Payload Data Input Interface is
only used to accept the payload data which is intended to be carried by outbound DS3 frames. The Transmit
Payload Data Input Interface is not designed to accommodate the entire DS3 data stream.
The DS3 Frame consists of 4704 payload bits or 1176 nibbles. The XRT72L50 supplies 1176 TxNibClk pulses
between the rising edges of two consecutive TxNibFrame pulses. The DS3 Frame repetition rate is 9.398kHz.
1176 TxNibClk pulses for each DS3 frame period amounts to TxNibClk running at approximately 11.052 MHz.
Nominally, the Transmit Section within the XRT72L50 generates a TxNibClk pulse for every 4 RxOutClk or
TxInClk periods. However, in 14 cases within a DS3 frame period, the Transmit Payload Data Input Interface
allows 5 TxInClk periods to occur between two consecutive TxNibClk pulses.
Interfacing the Transmit Payload Data Input Interface block of the XRT72L50 to the Terminal Equipment
for Mode 6 Operation
This is illustrated in Figure 42.
FIGURE 42. THE TERMINAL EQUIPMENT BEING INTERFACED TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE
BLOCK FOR MODE 6 (NIBBLE-PARALLEL/LOCAL-TIMED/FRAME-MASTER) OPERATION
DS3_Nib_Clock_In
DS3_Data_Out[3:0]
Tx_Start_of_Frame
44.736MHz
Clock Source
11.184MHz
4
VCC
TxInClk
TxNibClk
TxNib[3:0]
TxNibFrame
NibIntf
Terminal Equipment
DS3 Framer
Mode 6 Operation of the Terminal Equipment
In Figure 42 both the Terminal Equipment and the XRT72L50 is driven by an external 11.184MHz clock signal.
The Teriminal Equipment receives the 11.184MHz clock signal via the DS3_Nib_Clock_In input pin. The
XRT72L50 outputs the 11.184MHz clock signal via the TxNibClk output pin.
149