XRT72L50 Datasheet, PDF (307/471 Pages) Exar Corporation – SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

áç
XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER WITH HDLC CONTROLLER
REV. 1.2.1
I/O Control Register (Address = 0x01)
BIT 7
Disable
TxLOC
R/W
1
BIT 6
LOC
RO
0
BIT 5
Disable
RxLOC
R/W
1
BIT 4
AMI/ZeroSup
R/W
0
BIT 3
Unipolar/
Bipolar
R/W
0
BIT2
BIT 1
TxLine CLK RxLine CLK
Invert
Invert
R/W
R/W
0
0
BIT 0
Reframe
R/W
0
Table 57 depicts the relationship between the value of this bit-field to the sampling clock edge of RxLineClk.
TABLE 57: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RXLINECLK INV) OF THE I/O CONTROL
REGISTER, AND THE SAMPLING EDGE OF THE RXLINECLK SIGNAL
RXCLKINV
(BIT 1)
RESULT
0 Rising Edge:
RxPOS and RxNEG are sampled at the rising edge of RxLineClk. See Figure 121 for timing relationship
between RxLineClk, RxPOS, and RxNEG.
1 Falling Edge:
RxPOS and RxNEG are sampled at the falling edge of RxLineClk. See Figure 122 for timing relationship
between RxLineClk, RxPOS, and RxNEG.
Figure 121 and Figure 122 present the Waveform and Timing Relationships between RxLineClk, RxPOS and
RxNEG for each of these configurations.
FIGURE 121. WAVEFORM/TIMING RELATIONSHIP BETWEEN RXLINECLK, RXPOS AND RXNEG - WHEN RXPOS AND
RXNEG ARE TO BE SAMPLED ON THE RISING EDGE OF RXLINECLK
t42
RxLineClk
t38
t39
RxPOS
RxNEG
294