XRT72L50 Datasheet, PDF (121/471 Pages) Exar Corporation – SINGLE CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

áç
XRT72L50
SINGLE CHANNEL DS3/E3 FRAMER WITH HDLC CONTROLLER
REV. 1.2.1
2.3.8.4 PMON Framing Bit/Byte Error Count Register - LSB
PMON Framing Bit/Byte Error Count Register - LSB (Address = 0x53)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Framing Bit/Byte Error Count - Low Byte
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
This Reset-upon-Read register, along with the PMON Framing Bit/Byte Error Count Register - MSB (Address =
0x52) contains a 16-bit representation of the number of Framing Bit or Byte Errors that have been detected by
the Receive DS3/E3 Framer block, since the last read of these registers. This register contains the LSB (or
Lower-Byte) value of this 16 bit expression.
2.3.8.5 PMON Parity Error Count Register - MSB
PMON Parity Error Count Register - MSB (Address = 0x54)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Parity Error Count - High Byte
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
This Reset-upon-Read register, along with the PMON Parity Error Count Register - LSB (Address = 0x55)
contains a 16-bit representation of the number of P-bit Errors (for DS3 applications), BIP-4 Errors (for E3/ITU-T
G.751 applications) or BIP-8 Errors (for E3/ITU-T G.832 applications) that have been detected by the Receive
DS3/E3 Framer block, since the last read of these registers. This register contains the MSB (or Upper-Byte)
value of this 16 bit expression.
2.3.8.6 PMON Parity Error Count Register - LSB
PMON Parity Error Count Register - LSB (Address = 0x55)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
Parity Error Count - Low Byte
RUR
RUR
RUR
RUR
RUR
RUR
RUR
RUR
0
0
0
0
0
0
0
0
This Reset-upon-Read register, along with the PMON Parity Error Count Register - MSB (Address = 0x54)
contains a 16-bit representation of the number of P-bit Errors (for DS3 applications), BIP-4 Errors (for E3/ITU-T
G.751 applications) or BIP-8 Errors (for E3/ITU-T G.832 applications) that have been detected by the Receive
DS3/E3 Framer block, since the last read of these registers. This register contains the LSB (or Lower-Byte)
value of this 16 bit expression.
108