PIC24FJ64GA705 Datasheet, PDF(328/412 Page) –

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC24FJ64GA705 Datasheet, PDF (328/412 Pages) –

◁

PIC24FJ256GA705 FAMILY

REGISTER 28-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0

U-0

R/W-0

U-0

R/W-0 HS, HC, R-0 HS, HC, R-0 HS, HC, R-0

HLVDEN

â

LSIDL

â

VDIR

BGVST

IRVST

LVDEVT(2)

bit 15

bit 8

U-0

U-0

U-0

U-0

R/W-0

R/W-0

R/W-0

R/W-0

â

â

â

â

HLVDL3

HLVDL2

HLVDL1

HLVDL0

bit 7

bit 0

Legend:

R = Readable bit

-n = Value at POR

HS = Hardware Settable bit

W = Writable bit

â1â = Bit is set

HC = Hardware Clearable bit

U = Unimplemented bit, read as â0â

â0â = Bit is cleared

x = Bit is unknown

bit 15

bit 14

bit 13

bit 12

bit 11

bit 10

bit 9

bit 8

bit 7-4

bit 3-0

HLVDEN: High/Low-Voltage Detect Power Enable bit

1 = HLVD is enabled

0 = HLVD is disabled

Unimplemented: Read as â0â

LSIDL: HLVD Stop in Idle Mode bit

1 = Discontinues module operation when device enters Idle mode

0 = Continues module operation in Idle mode

Unimplemented: Read as â0â

VDIR: Voltage Change Direction Select bit

1 = Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)

0 = Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)

BGVST: Band Gap Voltage Stable Flag bit

1 = Indicates that the band gap voltage is stable

0 = Indicates that the band gap voltage is unstable

IRVST: Internal Reference Voltage Stable Flag bit

1 = Internal reference voltage is stable; the High-Voltage Detect logic generates the interrupt flag at the

specified voltage range

0 = Internal reference voltage is unstable; the High-Voltage Detect logic will not generate the interrupt

flag at the specified voltage range and the HLVD interrupt should not be enabled

LVDEVT: Low-Voltage Event Status bit(2)

1 = LVD event is true during current instruction cycle

0 = LVD event is not true during current instruction cycle

Unimplemented: Read as â0â

HLVDL<3:0>: High/Low-Voltage Detection Limit bits

1111 = External analog input is used (input comes from the HLVDIN pin)

1110 = Trip Point 1(1)

1101 = Trip Point 2(1)

1100 = Trip Point 3(1)

â¢

â¢

â¢

0100 = Trip Point 11(1)

00xx = Unused

Note 1: For the actual trip point, see Section 32.0 âElectrical Characteristicsâ.

2: The LVDIF flag cannot be cleared by software unless LVDEVT = 0. The voltage must be monitored so that

the HLVD condition (as set by VDIR and HLVDL<3:0>) is not asserted.

DS30010118B-page 328

ï£ 2016 Microchip Technology Inc.

▷