PIC24FJ64GA705 Datasheet, PDF (234/412 Pages) –

PIC24FJ256GA705 FAMILY
REGISTER 19-1: UxMODE: UARTx MODE REGISTER (CONTINUED)
bit 3
bit 2-1
bit 0
BRGH: High Baud Rate Enable bit
1 = High-Speed mode (4 BRG clock cycles per bit)
0 = Standard Speed mode (16 BRG clock cycles per bit)
PDSEL<1:0>: Parity and Data Selection bits
11 = 9-bit data, no parity
10 = 8-bit data, odd parity
01 = 8-bit data, even parity
00 = 8-bit data, no parity
STSEL: Stop Bit Selection bit
1 = Two Stop bits
0 = One Stop bit
Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For
more information, see Section 11.5 “Peripheral Pin Select (PPS)”.
2: This feature is only available for the 16x BRG mode (BRGH = 0).
DS30010118B-page 234
 2016 Microchip Technology Inc.