English
Language : 

PIC24FJ64GA705 Datasheet, PDF (293/412 Pages) –
PIC24FJ256GA705 FAMILY
REGISTER 24-1: AD1CON1: A/D CONTROL REGISTER 1
R/W-0
ADON
bit 15
U-0
R/W-0
R/W-0
R/W-0
—
ADSIDL
DMABM(1)
DMAEN
R/W-0
MODE12
R/W-0
FORM1
R/W-0
FORM0
bit 8
R/W-0
R/W-0
R/W-0
R/W-0
U-0
SSRC3
SSRC2
SSRC1
SSRC0
—
bit 7
R/W-0
ASAM
R/W-0, HSC
SAMP
R/C-0, HSC
DONE
bit 0
Legend:
R = Readable bit
-n = Value at POR
C = Clearable bit
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
HSC = Hardware Settable/Clearable bit
‘0’ = Bit is cleared
x = Bit is unknown
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9-8
bit 7-4
bit 3
bit 2
ADON: A/D Operating Mode bit
1 = A/D Converter is operating
0 = A/D Converter is off
Unimplemented: Read as ‘0’
ADSIDL: A/D Stop in Idle Mode bit
1 = Discontinues module operation when device enters Idle mode
0 = Continues module operation in Idle mode
DMABM: Extended DMA Buffer Mode Select bit(1)
1 = Extended Buffer mode: Buffer address is defined by the DMADSTn register
0 = PIA mode: Buffer addresses are defined by the DMA Controller and AD1CON4<2:0>
DMAEN: Extended DMA/Buffer Enable bit
1 = Extended DMA and buffer features are enabled
0 = Extended features are disabled
MODE12: A/D 12-Bit Operation Mode bit
1 = 12-bit A/D operation
0 = 10-bit A/D operation
FORM<1:0>: Data Output Format bits (see formats following)
11 = Fractional result, signed, left justified
10 = Absolute fractional result, unsigned, left justified
01 = Decimal result, signed, right justified
00 = Absolute decimal result, unsigned, right justified
SSRC<3:0>: Sample Clock Source Select bits
0000 = SAMP is cleared by software
0001 = INT0
0010 = Timer3
0100 = CTMU trigger
0101 = Timer1 (will not trigger during Sleep mode)
0110 = Timer1 (may trigger during Sleep mode)
0111 = Auto-Convert mode
Unimplemented: Read as ‘0’
ASAM: A/D Sample Auto-Start bit
1 = Sampling begins immediately after last conversion; SAMP bit is auto-set
0 = Sampling begins when SAMP bit is manually set
Note 1: This bit is only available when Extended DMA and buffer features are available (DMAEN = 1).
 2016 Microchip Technology Inc.
DS30010118B-page 293