English
Language : 

EZ80F91MCU Datasheet, PDF (393/396 Pages) Zilog, Inc. – eZ80Acclaim-TM Flash Microcontrollers
eZ80F91 MCU
Product Specification
374
Shift Left Arithmetic 226, 228, 232, 334
Op Code Map 336, 340–341
Shift Right Arithmetic 334
Op Code Map 336, 340
SINGLE PASS Mode 127, 129–130, 139
Single-Byte I/O Write 107
SLA—see Shift Left Arithmetic
SLAVE mode 219, 230, 232, 234, 237
SLAVE mode, SPI 212
Slave Receive 219, 230
Slave Select 24, 210–212, 214, 216
Slave Transmit mode 219, 229–230, 235
SLEEP Mode 54, 181, 299, 307
sleep-mode recovery 181
reset 35, 182
Software break point instruction 311
Specialty Timer Modes 133
SPI—see Serial Peripheral Interface
SPI Serial Clock 24, 210
Flag 212, 217–218,
Idle State 211
pin 212, 216
Receive Edge 211
signal 212
Transmit Edge 211
SPIF—see SPI Flag
SRA—see Shift Right Arithmetic
SRAM—see Static RAM
SS—see Slave Select
STA—see MASTER Mode Start bit
STANDARD mode 219
Standard VHDL Package STD_1149_1_2001
314
START and STOP Conditions 220
START condition 220, 222–224, 226–227,
229–237, 239
ZDI 288
Starting Program Counter 67–68
Static RAM 1, 112, 281, 286, 361
internal Ethernet 245
STOP condition 220–221, 224, 227, 229–231,
234–235, 237, 239
supply voltage 2, 52, 59, 219, 322, 345–347
Switching Between Bus Modes 92
System Clock 51, 54–57, 60–61, 122–123,
125, 131, 133, 138, 155, 188, 213, 238–239,
242, 266, 320–322, 357
Cycle Time 348
cycles 14, 76, 79–80, 83, 86–87, 90, 123,
128, 312
divider 139
driver 358
Driver Timing, External 358
Fall Time 348
Frequency 128, 189, 214
frequency 107, 109, 113–114, 287
High Time 348
jitter 134
Low Time 348
Oscillator Input 20
Oscillator Output 20
output 26, 57, 315, 358
period 312
periods 156, 160
Rise Time 348
rising edge 188, 213
source 325
Timing, PHI 358
system clock, high-frequency 213
system clock, internal 77
system RESET 51, 167, 169, 170, 191, 249,
322
T
T2 clock 156
T2 end-of-count 156
T23CLKCN 156
TAP—see Test Access Port
TCK—see JTAG Test Clock
TDI—see JTAG Test Data In
TDO—see JTAG Test Data Out
TERI—see Ring Indicator, Trailing Edge of
Test Access Port 311, 319
instruction 319
Reset 312–313
state register 312
Test Mode 312
PS019209-0504
PRELIMINARY
Index