DRA722_17 Datasheet, PDF (94/408 Pages) Texas Instruments – Infotainment Applications Processor

DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
www.ti.com
Table 4-7. CSI 2 Signal Descriptions (continued)
SIGNAL NAME DESCRIPTION
csi2_0_dy0
Serial data/clock input - line 0 (position 1)
csi2_0_dx1
Serial data/clock input - line 1 (position 2)
csi2_0_dy1
Serial data/clock input - line 1 (position 2)
csi2_0_dx2
Serial data/clock input - line 2 (position 3)
csi2_0_dy2
Serial data/clock input - line 2 (position 3)
csi2_0_dx3
Serial data/clock input - line 3 (position 4)
csi2_0_dy3
csi2_0_dx4
csi2_0_dy4
Serial data/clock input - line 3 (position 4)
Serial data input only - line 4 (position 5) ⁽¹⁾
Serial data input only - line 4 (position 5) ⁽¹⁾
csi2_1_dx0
Serial data/clock input - line 0 (position 1)
csi2_1_dy0
Serial data/clock input - line 0 (position 1)
csi2_1_dx1
Serial data/clock input - line 1 (position 2)
csi2_1_dy1
Serial data/clock input - line 1 (position 2)
csi2_1_dx2
Serial data/clock input - line 2 (position 3)
csi2_1_dy2
Serial data/clock input - line 2 (position 3)
(1) Line 4 (position 5) supports only data. For more information see CAL Subsystem of the device TRM.
4.4.5 External Memory Interface (EMIF)
TYPE
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
BALL
AD2
AF1
AE2
AF2
AF3
AH4
AG4
AH3
AG3
AG5
AH5
AG6
AH6
AH7
AG7
NOTE
For more information, see the Memory Subsystem / EMIF Controller section of the device
TRM.
NOTE
Dual rank support is not available on this device, but signal names are retained for
consistency with the DRA7xx family of devices.
NOTE
ECC is not available on this device, but signal names are retained for consistency with the
DRA7xx family of devices.
NOTE
The index number 1 which is part of the EMIF1 signal prefixes (ddr1_*) listed in Table 4-8,
EMIF Signal Descriptions, column "SIGNAL NAME" not to be confused with DDR1 type of
SDRAM memories.
Table 4-8. EMIF Signal Descriptions
SIGNAL NAME
ddr1_csn0
ddr1_csn1
ddr1_cke
ddr1_ck
ddr1_nck
ddr1_odt0
ddr1_odt1
DESCRIPTION
EMIF1 Chip Select 0
EMIF1 Chip Select 1
EMIF1 Clock Enable
EMIF1 Clock
EMIF1 Negative Clock
EMIF1 On-Die Termination for Chip Select 0
EMIF1 On-Die Termination for Chip Select 1
TYPE
O
O
O
O
O
O
O
BALL
AH23
AB16
AG22
AG24
AH24
AE20
AC17
94
Terminal Configuration and Functions
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726