English
Language : 

DRA722_17 Datasheet, PDF (45/408 Pages) Texas Instruments – Infotainment Applications Processor
www.ti.com
BALL NUMBER
[1]
BALL NAME [2]
Y11
AG13
AH13
AG14
AH14
F22
E23
on_off
pcie_rxn0
pcie_rxp0
pcie_txn0
pcie_txp0
porz
resetn
U5
rgmii0_rxc
V5
rgmii0_rxctl
W2
rgmii0_rxd0
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
SIGNAL NAME [3]
on_off
pcie_rxn0
pcie_rxp0
pcie_txn0
pcie_txp0
porz
resetn
rgmii0_rxc
rmii1_txen
mii0_txclk
vin2a_d5
vin1b_d5
usb3_ulpi_d2
gpio5_26
Driver off
rgmii0_rxctl
rmii1_txd1
mii0_txd3
vin2a_d6
vin1b_d6
usb3_ulpi_d3
gpio5_27
Driver off
rgmii0_rxd0
rmii0_txd0
mii0_txd0
vin2a_fld0
vin1b_fld1
usb3_ulpi_d7
gpio5_31
Driver off
Table 4-2. Ball Characteristics(1) (continued)
MUXMODE
[4]
TYPE [5]
0
O
0
I
0
I
0
O
0
O
0
I
0
I
0
I
2
O
3
I
4
I
5
I
6
IO
14
IO
15
I
0
I
2
O
3
O
4
I
5
I
6
IO
14
IO
15
I
0
I
1
O
3
O
4
I
5
I
6
IO
14
IO
15
I
BALL
RESET
STATE [6]
BALL
RESET REL.
STATE [7]
BALL
RESET REL.
MUXMODE
[8]
I/O
VOLTAGE
VALUE [9]
POWER [10]
HYS [11]
PU
drive 1 (OFF)
1.8/3.3
vddshv5
Yes
OFF
OFF
1.8
vdda_pcie0 NA
OFF
OFF
1.8
vdda_pcie0 NA
1.8
vdda_pcie0 NA
1.8
vdda_pcie0 NA
1.8/3.3
vddshv3
Yes
PU
PU
1.8/3.3
vddshv3
Yes
PD
PD
15
1.8/3.3
vddshv9
Yes
PD
PD
15
1.8/3.3
vddshv9
Yes
PD
PD
15
1.8/3.3
vddshv9
Yes
BUFFER
TYPE [12]
PULL
UP/DOWN
TYPE [13]
DSIS [14]
BC1833IHHV PU/PD
SERDES NA
SERDES NA
SERDES NA
SERDES NA
IHHV1833 PU/PD
Dual Voltage PU/PD
LVCMOS
Dual Voltage PU/PD
0
LVCMOS
0
0
0
0
Dual Voltage PU/PD
0
LVCMOS
0
0
0
Dual Voltage PU/PD
0
LVCMOS
0
0
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Terminal Configuration and Functions
45