DRA722_17 Datasheet, PDF (297/408 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
Manual IO Timings Modes must be used to guaranteed some IO timings for GMAC. See Table 7-2 Modes Summary for a list of IO timings
requiring the use of Manual IO Timings Modes. See Table 7-88 Manual Functions Mapping for GMAC RGMII0 for a definition of the Manual
modes.
Table 7-88 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
BALL
U5
V5
W2
Y2
V3
V4
W9
V9
U6
V6
U7
V7
BALL NAME
rgmii0_rxc
rgmii0_rxctl
rgmii0_rxd0
rgmii0_rxd1
rgmii0_rxd2
rgmii0_rxd3
rgmii0_txc
rgmii0_txctl
rgmii0_txd0
rgmii0_txd1
rgmii0_txd2
rgmii0_txd3
Table 7-88. Manual Functions Mapping for GMAC RGMII0
GMAC_RGMII0_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
413
0
27
2296
3
1721
134
1786
40
1966
0
2057
CFG REGISTER
CFG_RGMII0_RXC_IN
CFG_RGMII0_RXCTL_IN
CFG_RGMII0_RXD0_IN
CFG_RGMII0_RXD1_IN
CFG_RGMII0_RXD2_IN
CFG_RGMII0_RXD3_IN
0
60
CFG_RGMII0_TXC_OUT
0
60
CFG_RGMII0_TXCTL_OUT
0
60
CFG_RGMII0_TXD0_OUT
0
0
CFG_RGMII0_TXD1_OUT
0
60
CFG_RGMII0_TXD2_OUT
0
120
CFG_RGMII0_TXD3_OUT
MUXMODE
0
rgmii0_rxc
rgmii0_rxctl
rgmii0_rxd0
rgmii0_rxd1
rgmii0_rxd2
rgmii0_rxd3
rgmii0_txc
rgmii0_txctl
rgmii0_txd0
rgmii0_txd1
rgmii0_txd2
rgmii0_txd3
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Timing Requirements and Switching Characteristics 297