DRA722_17 Datasheet, PDF (307/408 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
Table 7-107. Timing Requirements for MMC1 - SD Card DDR50 Mode
NO.
PARAME
TER
DESCRIPTION
DDR50 t_su(cmdV-clk) Setup time, mmc1_cmd valid before mmc1_clk
5
transition
DDR50 t_h(clk-cmdV) Hold time, mmc1_cmd valid after mmc1_clk transition
6
DDR50 t_su(dV-clk)
7
Setup time, mmc1_dat[3:0] valid before mmc1_clk
transition
DDR50 t_h(clk-dV)
8
Hold time, mmc1_dat[3:0] valid after mmc1_clk
transition
MODE
Pad Loopback
Internal Loopback
Pad Loopback
Internal Loopback
MIN
1.79
2
1.79
1.79
2
1.6
MAX UNIT
ns
ns
ns
ns
ns
ns
Table 7-108. Switching Characteristics for MMC1 - SD Card DDR50 Mode
NO. PARAMETER
DDR500 fop(clk)
DDR501 t_w(clkH)
DESCRIPTION
Operating frequency, mmc1_clk
Pulse duration, mmc1_clk high
DDR502 t_w(clkL)
Pulse duration, mmc1_clk low
DDR503 t_d(clk-cmdV)
Delay time, mmc1_clk transition to mmc1_cmd transition
DDR504 t_d(clk-dV)
Delay time, mmc1_clk transition to mmc1_dat[3:0] transition
(1) P = output mmc1_clk period in ns
MIN
0.5*P-
0.185 ⁽¹⁾
0.5*P-
0.185 ⁽¹⁾
1.225
1.225
MAX
48
6.6
6.6
UNIT
MHz
ns
ns
ns
ns
mmc1_clk
mmc1_cmd
mmc1_dat[3:0]
DDR501
DDR507
DDR508
DDR500
DDR502
DDR505
DDR507
DDR508
DDR506
Figure 7-75. SDMMC - High Speed SD - DDR - Data/Command Receive
SPRS906_TIMING_MMC1_13
mmc1_clk
mmc1_cmd
mmc1_dat[3:0]
DDR501
DDR500
DDR502
DDR503(max)
DDR504(max)
DDR504(min)
DDR504(max)
DDR504(min)
Figure 7-76. SDMMC - High Speed SD - DDR - Data/Command Transmit
DDR503(min)
MMC1_14
Copyright © 2016–2017, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics 307
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726