DRA722_17 Datasheet, PDF (267/408 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
Table 7-49. Switching Characteristics Over Recommended Operating Conditions for
McASP1⁽¹⁾ (continued)
NO.
12
PARAMETER
t_w(ACLKRX)
DESCRIPTION
Pulse duration, ACLKR/X high or low
MODE
13
t_{d(ACLK-AFSXR)}
Delay time, ACLKR/X transmit edge to AFSX/R output valid
14
t_d(ACLK-AXR)
Delay time, ACLKR/X transmit edge to AXR output valid
(1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
(2) P = AHCLKR/X period in ns.
(3) R = ACLKR/X period in ns.
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
MIN
0.5P -
2.5 ⁽³⁾
-0.9
2
-1.4
2
MAX
6
23.1
6
24.2
UNIT
ns
ns
ns
ns
ns
Table 7-50. Switching Characteristics Over Recommended Operating Conditions for McASP2 ⁽¹⁾
NO.
9
10
PARAMETER
t_c(AHCLKRX)
t_w(AHCLKRX)
DESCRIPTION
Cycle time, AHCLKR/X
Pulse duration, AHCLKR/X high or low
MODE
11
t_c(ACLKRX)
12
t_w(ACLKRX)
Cycle time, ACLKR/X
Pulse duration, ACLKR/X high or low
13
t_{d(ACLK-AFSXR)}
Delay time, ACLKR/X transmit edge to AFSX/R output valid
14
t_d(ACLK-AXR)
Delay time, ACLKR/X transmit edge to AXR output valid
(1) ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0
ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1
ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0
ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1
(2) P = AHCLKR/X period in ns.
(3) R = ACLKR/X period in ns.
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
MIN
20
0.5P -
2.5 ⁽²⁾
20
0.5P -
2.5 ⁽³⁾
-1
2
-1.3
2
MAX
6
23.2
6
23.7
UNIT
ns
ns
ns
ns
ns
ns
ns
ns
Table 7-51. Switching Characteristics Over Recommended Operating Conditions for
McASP3/4/5/6/7/8⁽¹⁾
NO.
9
10
PARAMETER
t_c(AHCLKRX)
t_w(AHCLKRX)
11
t_c(ACLKRX)
12
t_w(ACLKRX)
DESCRIPTION
Cycle time, AHCLKR/X
Pulse duration, AHCLKR/X high or low
Cycle time, ACLKR/X
Pulse duration, ACLKR/X high or low
MODE
MIN
20
0.5P -
2.5 ⁽²⁾
20
0.5P -
2.5 ⁽³⁾
MAX
UNIT
ns
ns
ns
ns
Copyright © 2016–2017, Texas Instruments Incorporated
Timing Requirements and Switching Characteristics 267
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726