DRA722_17 Datasheet, PDF (175/408 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DEVICE
rtc_osc_xi_clkin32
rtc_osc_xo
rstoutn
resetn
porz
xi_osc0
xo_osc0
xi_osc1
xo_osc1
clkout1
clkout2
clkout3
xref_clk0
xref_clk1
xref_clk2
xref_clk3
sysboot[15:0]
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
From quartz (32 kHz) or from CMOS square clock source (32 kHz).
To quartz (from oscillator output).
Warm reset output.
Device reset input.
Power ON Reset.
From quartz (19.2, 20 or 27 MHz)
or from CMOS square clock source (19.2, 20 or 27MHz).
To quartz (from oscillator output).
From quartz (range from 19.2 to 32 MHz)
or from CMOS square clock source(range from 12 to 38.4 MHz).
To quartz (from oscillator output).
Output clkout[3:1] clocks come from:
• Either the input system clock and alternate clock (xi_osc0 or xi_osc1)
• Or a CORE clock (from CORE output)
• Or a 192-MHz clock (from PER DPLL output).
External Reference Clock [3:0].
For Audio and other Peripherals
Boot Mode Configuration
Figure 6-1. Clock Interface
6.1 Input Clock Specifications
6.1.1 Input Clock Requirements
• The source of the internal system clock (SYS_CLK1) could be either:
– A CMOS clock that enters on the xi_osc0 ball (with xo_osc0 left unconnected on the CMOS clock
case).
– A crystal oscillator clock managed by xi_osc0 and xo_osc0.
• The source of the internal system clock (SYS_CLK2) could be either:
– A CMOS clock that enters on the xi_osc1 ball (with xo_osc1 left unconnected on the CMOS clock
case).
– A crystal oscillator clock managed by xi_osc1 and xo_osc1.
• The source of the internal system clock (SYS_32K) could be either:
– A CMOS clock that enters on the rtc_osc_xi_clkin32 ball and supports external LVCMOS clock
generators
– A crystal oscillator clock managed by rtc_osc_xi_clkin32 and rtc_osc_xo.
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Clock Specifications 175