DRA722_17 Datasheet, PDF (218/408 Pages) Texas Instruments – Infotainment Applications Processor

DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
www.ti.com
BALL
E1
F2
F3
D3
F6
D5
C2
C3
C4
B2
D6
C5
A3
D1
B3
B4
B5
A4
E2
D2
F4
C1
E4
F5
E6
G2
H7
G1
G6
Table 7-19. Manual Functions Mapping for DSS VOUT2 IOSET1
BALL NAME
vin2a_clk0
vin2a_d0
vin2a_d1
vin2a_d10
vin2a_d11
vin2a_d12
vin2a_d13
vin2a_d14
vin2a_d15
vin2a_d16
vin2a_d17
vin2a_d18
vin2a_d19
vin2a_d2
vin2a_d20
vin2a_d21
vin2a_d22
vin2a_d23
vin2a_d3
vin2a_d4
vin2a_d5
vin2a_d6
vin2a_d7
vin2a_d8
vin2a_d9
vin2a_de0
vin2a_fld0
vin2a_hsync0
VOUT2_IOSET1_MANUAL1
A_DELAY (ps) G_DELAY (ps)
2571
0
2124
0
2103
0
2091
0
2142
0
2920
385
2776
322
2904
0
2670
257
2814
155
3002
199
1893
0
1698
0
2193
0
1736
0
1636
0
1628
0
1538
0
1997
0
2528
0
2038
0
1746
0
2213
0
2268
0
2170
0
2102
0
0
983
2482
0
VOUT2_IOSET1_MANUAL2
A_DELAY (ps) G_DELAY (ps)
1059
0
589
0
568
0
557
0
608
0
1816
255
1872
192
1769
0
1665
127
1908
31
1897
69
358
0
163
0
658
0
202
0
101
0
93
0
0
0
462
0
993
0
503
0
211
0
678
0
733
0
635
0
568
0
1398
1185
974
0
vin2a_vsync0
2296
0
784
0
VOUT2_IOSET1_MANUAL3
A_DELAY (ps) G_DELAY (ps)
1025
0
577
0
557
0
545
0
596
0
1783
276
1838
213
1757
0
1632
148
1878
43
1865
89
347
0
151
0
646
0
190
0
89
0
81
0
0
0
450
0
982
0
492
0
200
0
666
0
721
0
623
0
556
0
1385
1202
936
0
750
0
CFG REGISTER
CFG_VIN2A_CLK0_OUT
CFG_VIN2A_D0_OUT
CFG_VIN2A_D1_OUT
CFG_VIN2A_D10_OUT
CFG_VIN2A_D11_OUT
CFG_VIN2A_D12_OUT
CFG_VIN2A_D13_OUT
CFG_VIN2A_D14_OUT
CFG_VIN2A_D15_OUT
CFG_VIN2A_D16_OUT
CFG_VIN2A_D17_OUT
CFG_VIN2A_D18_OUT
CFG_VIN2A_D19_OUT
CFG_VIN2A_D2_OUT
CFG_VIN2A_D20_OUT
CFG_VIN2A_D21_OUT
CFG_VIN2A_D22_OUT
CFG_VIN2A_D23_OUT
CFG_VIN2A_D3_OUT
CFG_VIN2A_D4_OUT
CFG_VIN2A_D5_OUT
CFG_VIN2A_D6_OUT
CFG_VIN2A_D7_OUT
CFG_VIN2A_D8_OUT
CFG_VIN2A_D9_OUT
CFG_VIN2A_DE0_OUT
CFG_VIN2A_FLD0_OUT
CFG_VIN2A_HSYNC0_
OUT
CFG_VIN2A_VSYNC0_
OUT
MUXMODE
4
vout2_fld
vout2_d23
vout2_d22
vout2_d13
vout2_d12
vout2_d11
vout2_d10
vout2_d9
vout2_d8
vout2_d7
vout2_d6
vout2_d5
vout2_d4
vout2_d21
vout2_d3
vout2_d2
vout2_d1
vout2_d0
vout2_d20
vout2_d19
vout2_d18
vout2_d17
vout2_d16
vout2_d15
vout2_d14
vout2_de
vout2_clk
vout2_hsync
vout2_vsync
218 Timing Requirements and Switching Characteristics
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Copyright © 2016–2017, Texas Instruments Incorporated