DRA722_17 Datasheet, PDF (104/408 Pages) Texas Instruments – Infotainment Applications Processor

DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
www.ti.com
Table 4-16. McASP Signal Descriptions (continued)
SIGNAL NAME DESCRIPTION
mcasp1_axr8
McASP1 Transmit/Receive Data
mcasp1_axr9
McASP1 Transmit/Receive Data
mcasp1_axr10 McASP1 Transmit/Receive Data
mcasp1_axr11 McASP1 Transmit/Receive Data
mcasp1_axr12 McASP1 Transmit/Receive Data
mcasp1_axr13 McASP1 Transmit/Receive Data
mcasp1_axr14 McASP1 Transmit/Receive Data
mcasp1_axr15 McASP1 Transmit/Receive Data
mcasp1_fsx
mcasp1_aclkr⁽¹⁾
McASP1 Transmit Frame Sync
McASP1 Receive Bit Clock
mcasp1_fsr
McASP1 Receive Frame Sync
mcasp1_ahclkx
mcasp1_aclkx⁽¹⁾
McASP1 Transmit High-Frequency Master Clock
McASP1 Transmit Bit Clock
Multichannel Audio Serial Port 2
mcasp2_axr0
McASP2 Transmit/Receive Data
mcasp2_axr1
McASP2 Transmit/Receive Data
mcasp2_axr2
McASP2 Transmit/Receive Data
mcasp2_axr3
McASP2 Transmit/Receive Data
mcasp2_axr4
McASP2 Transmit/Receive Data
mcasp2_axr5
McASP2 Transmit/Receive Data
mcasp2_axr6
McASP2 Transmit/Receive Data
mcasp2_axr7
McASP2 Transmit/Receive Data
mcasp2_axr8
McASP2 Transmit/Receive Data
mcasp2_axr9
McASP2 Transmit/Receive Data
mcasp2_axr10 McASP2 Transmit/Receive Data
mcasp2_axr11 McASP2 Transmit/Receive Data
mcasp2_axr12 McASP2 Transmit/Receive Data
mcasp2_axr13 McASP2 Transmit/Receive Data
mcasp2_axr14 McASP2 Transmit/Receive Data
mcasp2_axr15 McASP2 Transmit/Receive Data
mcasp2_fsx
mcasp2_aclkr⁽¹⁾
McASP2 Transmit Frame Sync
McASP2 Receive Bit Clock
mcasp2_fsr
McASP2 Receive Frame Sync
mcasp2_ahclkx
mcasp2_aclkx⁽¹⁾
McASP2 Transmit High-Frequency Master Clock
McASP2 Transmit Bit Clock
Multichannel Audio Serial Port 3
mcasp3_axr0
McASP3 Transmit/Receive Data
mcasp3_axr1
McASP3 Transmit/Receive Data
mcasp3_axr2
McASP3 Transmit/Receive Data
mcasp3_axr3
McASP3 Transmit/Receive Data
mcasp3_fsx
McASP3 Transmit Frame Sync
mcasp3_ahclkx
mcasp3_aclkx⁽¹⁾
mcasp3_aclkr⁽¹⁾
McASP3 Transmit High-Frequency Master Clock
McASP3 Transmit Bit Clock
McASP3 Receive Bit Clock
mcasp3_fsr
McASP3 Receive Frame Sync
Multichannel Audio Serial Port 4
mcasp4_axr0
McASP4 Transmit/Receive Data
TYPE
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
O
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
IO
O
IO
IO
IO
IO
IO
IO
O
IO
IO
IO
IO
BALL
E21 / B12
F20/ A11
F21 / B13
A12
E14
A13
G14
F14
D14
B14
J14
D18
C14
B15
A15
C15
A16
D15
B16
B17
A17
D18
E17
B26
C23
B18
F15
B19
C17
A18
E15
A20
E17
A19
B19
C17
C15
A16
F15
B26
B18
B18
F15
G16
104 Terminal Configuration and Functions
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726