DRA722_17 Datasheet, PDF (129/408 Pages) Texas Instruments – Infotainment Applications Processor

www.ti.com
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
PARAMETER
vdda33v_usb2
vdda_per
vdda_ddr
vdda_debug
vdda_dsp_iva
vdda_core_gmac
vdda_pll_spare
vdda_gpu
vdda_hdmi
vdda_pcie
vdda_pcie0
vdda_sata
vdda_usb3
vdda_video
vdds_mlbp
vdda_mpu_abe
vdda_osc
vdda_rtc
Table 5-4. Recommended Operating Conditions (continued)
DESCRIPTION
MIN ⁽²⁾
NOM MAX DC ⁽³⁾
HS USB2 3.3V analog power supply. If
USB2 is not used, this pin can
alternatively be connected to VSS if
the following requirements are met:
- The usb2_dm/usb2_dp pins are left
unconnected
- The USB2 PHY is kept powered
down
3.135
3.3
3.366
Maximum noise (peak-peak)
50
PER PLL and PER HSDIVIDER
analog power supply
1.71
1.80
1.836
Maximum noise (peak-peak)
50
DPLL_DDR and DDR HSDIVIDER
1.71
1.80
1.836
analog power supply
Maximum noise (peak-peak)
50
DPLL_DEBUG analog power supply
1.71
1.80
1.836
Maximum noise (peak-peak)
50
DPLL_DSP and DPLL_IVA analog
1.71
1.80
1.836
power supply
Maximum noise (peak-peak)
50
DPLL_CORE and CORE HSDIVIDER
1.71
analog power supply
1.80
1.836
Maximum noise (peak-peak)
50
DPLL_SPARE analog power supply
1.71
1.80
1.836
Maximum noise (peak-peak)
50
DPLL_GPU analog power supply
1.71
1.80
1.836
Maximum noise (peak-peak)
50
PLL_HDMI and HDMI analog power
1.71
supply
1.80
1.836
Maximum noise (peak-peak)
50
DPLL_PCIe_REF and PCIe analog
1.71
1.80
1.836
power supply
Maximum noise (peak-peak)
50
PCIe ch0 RX/TX analog power supply
1.71
1.80
Maximum noise (peak-peak)
50
DPLL_SATA and SATA RX/TX analog
1.71
power supply
1.80
1.836
Maximum noise (peak-peak)
50
DPLL_USB_OTG_SS and USB3.0
1.71
1.80
1.836
RX/TX analog power supply
Maximum noise (peak-peak)
50
DPLL_VIDEO1 analog power supply
1.71
1.80
1.836
Maximum noise (peak-peak)
50
MLBP IO power supply
1.71
1.80
Maximum noise (peak-peak)
50
DPLL_MPU analog power supply
1.71
1.80
1.836
Maximum noise (peak-peak)
50
HFOSC analog power supply
1.71
1.80
Maximum noise (peak-peak)
50
RTC bias and RTC LFOSC analog
1.71
1.80
power supply
Maximum noise (peak-peak)
50
MAX ⁽²⁾
3.465
UNIT
V
1.89
mV_PPmax
V
1.89
mV_PPmax
V
1.89
1.89
mV_PPmax
V
mV_PPmax
V
1.89
mV_PPmax
V
1.89
1.89
1.89
mV_PPmax
V
mV_PPmax
V
mV_PPmax
V
1.89
mV_PPmax
V
1.89
1.89
mV_PPmax
V
mV_PPmax
V
1.89
mV_PPmax
V
1.89
1.89
1.89
1.89
1.89
mV_PPmax
V
mV_PPmax
V
mV_PPmax
V
mV_PPmax
V
mV_PPmax
V
mV_PPmax
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Specifications 129