English
Language : 

DRA722_17 Datasheet, PDF (77/408 Pages) Texas Instruments – Infotainment Applications Processor
www.ti.com
DRA722, DRA724, DRA725, DRA726
SPRS956B – MARCH 2016 – REVISED JANUARY 2017
Table 4-3. Multiplexing Characteristics (continued)
ADDRESS REGISTER NAME
BALL
NUMBER
0
1
2
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
3*
4*
5*
6*
7
8*
9
0x1418
CTRL_CORE_PAD_ L3
GPMC_AD6
gpmc_ad6
vin1a_d6
vout3_d6
0x141C
CTRL_CORE_PAD_ L2
GPMC_AD7
gpmc_ad7
vin1a_d7
vout3_d7
0x1420
CTRL_CORE_PAD_ L1
GPMC_AD8
gpmc_ad8
vin1a_d8
vout3_d8
0x1424
CTRL_CORE_PAD_ K2
GPMC_AD9
gpmc_ad9
vin1a_d9
vout3_d9
0x1428
CTRL_CORE_PAD_ J1
GPMC_AD10
gpmc_ad10
vin1a_d10 vout3_d10
0x142C
CTRL_CORE_PAD_ J2
GPMC_AD11
gpmc_ad11
vin1a_d11 vout3_d11
0x1430
CTRL_CORE_PAD_ H1
GPMC_AD12
gpmc_ad12
vin1a_d12 vout3_d12
0x1434
CTRL_CORE_PAD_ J3
GPMC_AD13
gpmc_ad13
vin1a_d13 vout3_d13
0x1438
CTRL_CORE_PAD_ H2
GPMC_AD14
gpmc_ad14
vin1a_d14 vout3_d14
0x143C
CTRL_CORE_PAD_ H3
GPMC_AD15
gpmc_ad15
vin1a_d15 vout3_d15
0x1440
CTRL_CORE_PAD_ R6
GPMC_A0
gpmc_a0
vin1a_d16
vout3_d16
vin2a_d0
vin1a_d0
vin1b_d0
i2c4_scl
uart5_rxd
0x1444
0x1448
0x144C
0x1450
0x1454
0x1458
0x145C
0x1460
0x1464
0x1468
0x146C
0x1470
CTRL_CORE_PAD_ T9
GPMC_A1
CTRL_CORE_PAD_ T6
GPMC_A2
CTRL_CORE_PAD_ T7
GPMC_A3
CTRL_CORE_PAD_ P6
GPMC_A4
CTRL_CORE_PAD_ R9
GPMC_A5
CTRL_CORE_PAD_ R5
GPMC_A6
CTRL_CORE_PAD_ P5
GPMC_A7
CTRL_CORE_PAD_ N7
GPMC_A8
CTRL_CORE_PAD_ R4
GPMC_A9
CTRL_CORE_PAD_ N9
GPMC_A10
CTRL_CORE_PAD_ P9
GPMC_A11
CTRL_CORE_PAD_ P4
GPMC_A12
gpmc_a1
gpmc_a2
gpmc_a3
gpmc_a4
gpmc_a5
gpmc_a6
gpmc_a7
gpmc_a8
qspi1_cs2
qspi1_cs3
vin1a_d17
vout3_d17
vin2a_d1
vin1a_d1
vin1a_d18
vout3_d18
vin2a_d2
vin1a_d2
vin1a_d19
vout3_d19
vin2a_d3
vin1a_d3
vin1a_d20
vout3_d20
vin2a_d4
vin1a_d4
vin1a_d21
vout3_d21
vin2a_d5
vin1a_d5
vin1a_d22
vout3_d22
vin2a_d6
vin1a_d6
vin1a_d23
vout3_d23
vin2a_d7
vin1a_d7
vin1a_hsync0 vout3_hsync
gpmc_a9
vin1a_vsync0 vout3_vsync
gpmc_a10
vin1a_de0 vout3_de
gpmc_a11
gpmc_a12
vin1a_fld0 vout3_fld
vin2a_fld0
vin1a_fld0
vin2a_clk0
vin1a_clk0
gpmc_a0
vin1b_d1
i2c4_sda
vin1b_d2
uart7_rxd
vin1b_d3
uart7_txd
vin1b_d4
i2c5_scl
vin1b_d5
i2c5_sda
vin1b_d6
uart8_rxd
vin1b_d7
uart8_txd
vin1b_hsync1 timer12
vin1b_vsync1 timer11
vin1b_clk1 timer10
vin1b_de1 timer9
vin1b_fld1 timer8
uart5_txd
uart5_ctsn
uart5_rtsn
uart6_rxd
uart6_txd
uart6_ctsn
uart6_rtsn
spi4_sclk
spi4_d1
spi4_d0
spi4_cs0
spi4_cs1
dma_evt1
10
14*
15
gpio1_12
sysboot6
gpio1_13
sysboot7
gpio7_18
sysboot8
gpio7_19
sysboot9
gpio7_28
sysboot10
gpio7_29
sysboot11
gpio1_18
sysboot12
gpio1_19
sysboot13
gpio1_20
sysboot14
gpio1_21
sysboot15
gpio7_3
gpmc_a26
gpmc_a16
gpio7_4
Driver off
Driver off
gpio7_5
Driver off
gpio7_6
Driver off
gpio1_26
Driver off
gpio1_27
Driver off
gpio1_28
Driver off
gpio1_29
Driver off
gpio1_30
Driver off
gpio1_31
Driver off
gpio2_0
Driver off
gpio2_1
Driver off
gpio2_2
Driver off
Copyright © 2016–2017, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DRA722 DRA724 DRA725 DRA726
Terminal Configuration and Functions
77